2018 was an exciting year for Arm’s own CPU designs. Last year in May we saw the release of the Cortex-A76 and the subsequent resulting silicon in the form of the Kirin 980 as well as Snapdragon 855 SoCs. We were very impressed by the IP, and Arm managed to deliver on all its performance, efficiency and area promises, resulting in some excellent SoCs and devices powering most of 2019’s flagship devices.

This year we follow-up with another TechDay disclosure, and this time around we’re uncovering Arm’s follow-up to the Cortex-A76: the new Cortex-A77. The new generation is a direct evolution of last year’s major microarchitecture introduction, and represents the second instance of Arm’s brand-new Austin core family. Today we’ll analyse how Arm has pushed the IPC of its new microarchitecture and how this will translate into real performance for upcoming late-2019/early-2020 SoCs and devices.

Deimos turns to Cortex-A77

The announcement of the Cortex-A77 doesn’t come as a surprise as Arm continues on their traditional annual IP release cadence. In fact today is not the first time that Arm has talked about the A77: In August of last year Arm had teased the CPU core when releasing its performance roadmap through 2020:

Codenamed as “Deimos”, the new Cortex-A77 picks up where the Cortex-A76 left off and follows Arm’s projected trajectory of delivering a continued solid 20-25% CAGR of performance uplift with each generation of Arm’s new Austin family of CPUs.

Before we dwell into the new Cortex-A77, we should take a look back at how the performance of the A76 has evolved for Arm:

The A76 has certainly been a hugely successful core for Arm and its licensees. The combination of the brand-new microarchitecture alongside the major improvements that the 7nm TSMC process node has brought some of the biggest performance and efficiency jumps we’ve ever seen in the industry.

The results is that the Kirin 980 as well as the Snapdragon 855 both represented major jumps over their predecessors. Qualcomm has proclaimed a 45% leap in CPU performance compared to the previous generation Snapdragon 845 with Cortex-A75 cores, the biggest generational leap ever.

While the performance increase was notable, the energy efficiency gains we saw this generation was even more impressive and directly resulted in improved battery life of devices powered by the new Kirin and Snapdragon SoCS.

While the A76 performed well, we should remember that it does have competition. While Samsung’s own microarchitecture this year with the M4 has lessened the performance/efficiency gap, the Exynos CPU still largely lags behind by a generation, even though this difference is amplified by a process node difference this year (8nm vs 7nm). The real competition for Arm here lies with Apple’s CPU design teams: Currently the A11 and A12 still hold a large performance and efficiency lead that amounts to roughly two microarchitecture generations.

Die shot credit: ChipRebel - Block labelling: AnandTech

One of Arm’s fortes however remains in delivering the best PPA in the industry. Even though the A76’s performance didn’t quite match Apple’s, it managed to achieve outstanding efficiency with incredibly small die area sizes. In fact, this is a conscious design decision by Arm as power efficiency and area efficiency are among the top priorities for Arm’s licensees.

The Cortex-A77: A Top-Level Overview

The Cortex-A77 being a direct microarchitectural successor to the A76 means the new core largely stays in line with the predecessor’s features. Arm states that the core was built in mind with vendors being able to simply upgrade the SoC IP without much effort.

In practice what this means is that the A77 is architecturally aligned with its predecessor, still being an ARMv8.2 CPU core that is meant to be paired with a Cortex-A55 little CPU inside of a DynamIQ Shared Unit (DSU) cluster.

Fundamental configuration features such as the cache sizes of the A77 also haven’t changed compared to its predecessor: We’re still seeing 64KB L1 instruction and data caches, along with a 256 or 512KB L2 cache. It’s interesting here that Arm did design the option for an 1MB L2 cache for the infrastructure Neoverse N1 CPU core (Which itself is derived from the A76 µarch), but chooses to stay with the smaller configuration options on the client (mobile) CPU IP.

As an evolution of the A76, the A77 performance jump as expected won’t be quite as impressive, both from a microarchitecture perspective, but also from an absolute performance standpoint as we’re not expecting large process node improvements for the coming SoC generation.

Here the A77 is projected to still be productised on 7nm process nodes for most customers, and Arm is proclaiming a similar 3GHz peak target frequency as its predecessor. Naturally since frequency isn’t projected to change much, this means that the core’s targeted +20% performance boost can be solely attributed to the IP’s microarchitectural changes.

To achieve the IPC (Instructions per clock) gains, Arm has reworked the microarchitecture and introduced clever new features, generally beefing up the CPU IP to what results in a wider and more performant design.

The Cortex-A77 µarch: Going For A 6-Wide* Front-End
Comments Locked


View All Comments

  • Valis - Thursday, May 30, 2019 - link

    Yeah, it's because he is a white male, probably hetero also. :P
  • raptormissle - Monday, May 27, 2019 - link

    So it looks like the SD 865 is finally going to break the 4000 geekbench single core score and probably score 12000+ in multi core. ARM has finally leveled the playing field with Apple as I really don't expect major gains from the A13 as they've likely blown their wad.
  • GC2:CS - Monday, May 27, 2019 - link

    There were big gains from going from 16/14 nm in 2016 to 7 nm in 2018.
    While performance gains were impresive in that time, no shrink like that coming any time soon.

    76 was a big performance jump, but that was after many regular releases where ARM had overestimeted or even regresed on their performance metrics in reality (Or so i think... Am I right ?).
    And Apple does not make promises, but they are expected (based on like 5 (how many ?!?) generations of big performance jumps) to deliver something crazy, which they can fail.

    Honestly I would happily take the same performance with lower power. And cut/cap the peak power as well... not planing to buy a fan equped phone.
  • Wilco1 - Monday, May 27, 2019 - link

    There is a 7+nm shrink coming this year and then another huge one with 5nm next year. So big shrinks are continuing at least at TSMC.

    And performance has increased hugely with each generation since Cortex-A57. The smallest gain was with Cortex-A73, but that still improved sustained performance and efficiency considerably.

    Many phones support battery saving modes which limit the frequency of the big cores (or switch them off). So you can already get what you want if battery life is your goal. I find these modes very useful but you clearly notice the performance loss while browsing.
  • Santoval - Monday, May 27, 2019 - link

    "or even regresed on their performance metrics in reality (Or so i think... Am I right ?)."
    Indeed, the A73 core was usually slower than the A72 core, or at best just as fast, though it was supposed to be the successor core.
  • blu42 - Tuesday, May 28, 2019 - link

    CA73 was not exactly 'usually slower' than CA72 -- former was usually slower at asimd workloads, but it was going better at spaghetti code (even with the narrower frontend), of which there's more in this world. We now have CA57s, CA72s and CA73s all in affordable SBCs (finally!), so people can check for themselves.

    BTW, CA73 was a successor but it was not meant to be a performance improvement, rather than an efficiency improvement, and there it delivered, IMO
  • ZolaIII - Tuesday, May 28, 2019 - link

    A73 is a two instructions wide vs A72 three instructions wide OoO design. While performance all together whose the same the gain in performance per W whose 30~33% & per mm² 27~28%.
  • name99 - Tuesday, May 28, 2019 - link

    The A10 was based on 16nm, just like the A9. But came with a substantial improvement...

    You guys are way too ignorant of the role of micro architecture in performance. Apple’s speed boosts so far (since A7) are pretty much exactly split 50% micro-architecture and 50% frequency (so process).

    The A13 based on 7nm is still capable of large improvements; firstly from micro-arch improvements, second from having a chance to optimize what’s already there (like, as I said, the A10 as second pass through 16nm).
  • galdutro - Monday, May 27, 2019 - link

    Given ther track record, I would be surprised if the A13 had the same performance as the A12X. YES, this is crazy! But it is what they actually have been able to achiave in the past couple of generations.
  • galdutro - Monday, May 27, 2019 - link

    typos: their* wouldn´t** achieve***

Log in

Don't have an account? Sign up now